Discipline in clocking is the hallmark of professional VHDL.
Writing correct VHDL for simulation doesn't always guarantee it will work in hardware. is the process of translating your VHDL code into a physical circuit (a netlist of gates and flip-flops). Therefore, your coding style must be "synthesis-friendly." effective coding with vhdl principles and best practice pdf